Disturbance‐Aware On‐Chip Training with Mitigation Schemes for Massively Parallel Computing in Analog Deep Learning Accelerator
- DOI
- 10.1002/advs.202417635
- Published
- 2025-05-20
- Container
- Advanced Science
- Publisher
- Wiley
- Open access
- unknown
Credibility signals
uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.
Show all credibility signals
- supportingDOI registered: A matching record was returned by Crossref.
- supportingDOI resolves: A matching record was returned by Crossref.
- not scoredDirectory of Open Access Journals: No matching DOAJ record was present in this response. No allow-list match; this is not evidence of low credibility.
- not scoredMEDLINE indexed: Not checked or no result supplied; no credibility inference made.
- not scoredOpenAlex core source: Not checked or no result supplied; no credibility inference made.
- not scoredKnown publisher allow-list: Not checked or no result supplied; no credibility inference made.
- not scoredROR affiliation: Not checked or no result supplied; no credibility inference made.
- not scoredRetraction Watch retraction: No retraction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch expression of concern: No expression of concern notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch correction: No correction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch reinstatement: No reinstatement notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredOpen access status: Not checked or no result supplied; no credibility inference made.
- not scoredPublication license: Not checked or no result supplied; no credibility inference made.
- not scoredPublication version: A publication version was supplied but is not scored.
- supportingMetadata completeness: All 6 scored descriptive metadata groups are present.
Cite this work
BibTeX
@article{allodium:10.1002/advs.202417635,
title = {Disturbance‐Aware On‐Chip Training with Mitigation Schemes for Massively Parallel Computing in Analog Deep Learning Accelerator},
author = {Jaehyeon Kang and Jongun Won and Narae Han and Sangjun Hong and Jee‐Eun Yang and Sangwook Kim and Sangbum Kim},
year = {2025},
journal = {Advanced Science},
doi = {10.1002/advs.202417635},
url = {https://doi.org/10.1002/advs.202417635}
}RIS
TY - JOUR TI - Disturbance‐Aware On‐Chip Training with Mitigation Schemes for Massively Parallel Computing in Analog Deep Learning Accelerator AU - Jaehyeon Kang AU - Jongun Won AU - Narae Han AU - Sangjun Hong AU - Jee‐Eun Yang AU - Sangwook Kim AU - Sangbum Kim PY - 2025 JO - Advanced Science DO - 10.1002/advs.202417635 UR - https://doi.org/10.1002/advs.202417635 ER -
APA
Kang, J., Won, J., Han, N., Hong, S., Yang, J., Kim, S., & Kim, S. (2025). Disturbance‐Aware On‐Chip Training with Mitigation Schemes for Massively Parallel Computing in Analog Deep Learning Accelerator. Advanced Science. https://doi.org/10.1002/advs.202417635
Source records
- crossref · retrieved 2026-11-10T06:23:06.502Z