Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology

João Xavier, Pedro Barquinha, João Goes

Open source

DOI
10.1007/978-3-031-36007-7_21
Published
2023
Container
Not recorded
Publisher
Springer Nature Switzerland
Open access
yes

Credibility signals

uncertain Score 51/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1007/978-3-031-36007-7_21,
  title = {Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology},
  author = {João Xavier and Pedro Barquinha and João Goes},
  year = {2023},
  doi = {10.1007/978-3-031-36007-7_21},
  url = {https://doi.org/10.1007/978-3-031-36007-7_21}
}

RIS

TY  - JOUR
TI  - Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology
AU  - João Xavier
AU  - Pedro Barquinha
AU  - João Goes
PY  - 2023
DO  - 10.1007/978-3-031-36007-7_21
UR  - https://doi.org/10.1007/978-3-031-36007-7_21
ER  - 

APA

Xavier, J., Barquinha, P., & Goes, J. (2023). Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology. https://doi.org/10.1007/978-3-031-36007-7_21

Source records