Compact parallel multipliers using the sign-generate method in FPGA

Samir Tagzout, Leïla Sahli

Open source

DOI
10.1016/s0026-2692(97)00103-1
Published
1998-11
Container
Microelectronics Journal
Publisher
Elsevier BV
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1016/s0026-2692-97-00103-1,
  title = {Compact parallel multipliers using the sign-generate method in FPGA},
  author = {Samir Tagzout and Leïla Sahli},
  year = {1998},
  journal = {Microelectronics Journal},
  doi = {10.1016/s0026-2692(97)00103-1},
  url = {https://doi.org/10.1016/s0026-2692(97)00103-1}
}

RIS

TY  - JOUR
TI  - Compact parallel multipliers using the sign-generate method in FPGA
AU  - Samir Tagzout
AU  - Leïla Sahli
PY  - 1998
JO  - Microelectronics Journal
DO  - 10.1016/s0026-2692(97)00103-1
UR  - https://doi.org/10.1016/s0026-2692(97)00103-1
ER  - 

APA

Tagzout, S., & Sahli, L. (1998). Compact parallel multipliers using the sign-generate method in FPGA. Microelectronics Journal. https://doi.org/10.1016/s0026-2692(97)00103-1

Source records