̀Nanoscale Additive Manufacturing of Sub-24 nm Spacing Silicon Nanowire Arrays and High-Performance GAA FET Based on SiO(2)/SiN(x) Stacked Multilayers.

Qian W, Weng L, Liao W, Sang G, Wang J, Yu L

Open source

DOI
10.1021/acs.nanolett.6c00801
Published
2026 May 27
Container
Nano letters
Publisher
Not recorded
Open access
unknown

Credibility signals

limited evidence Score 43/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1021/acs.nanolett.6c00801,
  title = {̀Nanoscale Additive Manufacturing of Sub-24 nm Spacing Silicon Nanowire Arrays and High-Performance GAA FET Based on SiO(2)/SiN(x) Stacked Multilayers.},
  author = {Qian W and Weng L and Liao W and Sang G and Wang J and Yu L},
  year = {2026},
  journal = {Nano letters},
  doi = {10.1021/acs.nanolett.6c00801},
  url = {https://doi.org/10.1021/acs.nanolett.6c00801}
}

RIS

TY  - JOUR
TI  - ̀Nanoscale Additive Manufacturing of Sub-24 nm Spacing Silicon Nanowire Arrays and High-Performance GAA FET Based on SiO(2)/SiN(x) Stacked Multilayers.
AU  - Qian W
AU  - Weng L
AU  - Liao W
AU  - Sang G
AU  - Wang J
AU  - Yu L
PY  - 2026
JO  - Nano letters
DO  - 10.1021/acs.nanolett.6c00801
UR  - https://doi.org/10.1021/acs.nanolett.6c00801
ER  - 

APA

W, Q., L, W., W, L., G, S., J, W., & L, Y. (2026). ̀Nanoscale Additive Manufacturing of Sub-24 nm Spacing Silicon Nanowire Arrays and High-Performance GAA FET Based on SiO(2)/SiN(x) Stacked Multilayers.. Nano letters. https://doi.org/10.1021/acs.nanolett.6c00801

Source records