Power-efficient hardware architecture for 2-D multiple transforms in VVC.

Palagani MB, Nalluri P

Open source

DOI
10.1038/s41598-026-40519-1
Published
2026 Feb 19
Container
Scientific reports
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1038/s41598-026-40519-1,
  title = {Power-efficient hardware architecture for 2-D multiple transforms in VVC.},
  author = {Palagani MB and Nalluri P},
  year = {2026},
  journal = {Scientific reports},
  doi = {10.1038/s41598-026-40519-1},
  url = {https://doi.org/10.1038/s41598-026-40519-1}
}

RIS

TY  - JOUR
TI  - Power-efficient hardware architecture for 2-D multiple transforms in VVC.
AU  - Palagani MB
AU  - Nalluri P
PY  - 2026
JO  - Scientific reports
DO  - 10.1038/s41598-026-40519-1
UR  - https://doi.org/10.1038/s41598-026-40519-1
ER  - 

APA

MB, P., & P, N. (2026). Power-efficient hardware architecture for 2-D multiple transforms in VVC.. Scientific reports. https://doi.org/10.1038/s41598-026-40519-1

Source records