Design and analysis of 32 bit high speed carry select adder

P Sireesha, G Ramachandra Kumar, C P Bhargavi, A Sowjanya, P Manga Rao

DOI: 10.1088/1742-6596/1916/1/012006
Published: 2021-05-01
Container: Journal of Physics: Conference Series
Publisher: IOP Publishing
Open access: unknown

Credibility signals

serious concern Score 29/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

supportingDOI registered: A matching record was returned by Crossref. Source: Crossref; license: CC0 metadata
supportingDOI resolves: A matching record was returned by Crossref. Source: Crossref; license: CC0 metadata
not scoredDirectory of Open Access Journals: No matching DOAJ record was present in this response. No allow-list match; this is not evidence of low credibility. Source: DOAJ; license: CC0
not scoredMEDLINE indexed: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredOpenAlex core source: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredKnown publisher allow-list: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredROR affiliation: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
serious concernRetraction Watch retraction: 1 retraction notice matched this DOI. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch expression of concern: No expression of concern notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch correction: No correction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch reinstatement: No reinstatement notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredOpen access status: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredPublication license: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredPublication version: A publication version was supplied but is not scored. Source: Normalized work metadata; license: Caller-provided; provenance license not supplied to scorer
supportingMetadata completeness: All 6 scored descriptive metadata groups are present. Source: Normalized work metadata; license: Caller-provided; provenance license not supplied to scorer

Cite this work

BibTeX

@article{allodium:10.1088/1742-6596/1916/1/012006,
  title = {Design and analysis of 32 bit high speed carry select adder},
  author = {P Sireesha and G Ramachandra Kumar and C P Bhargavi and A Sowjanya and P Manga Rao},
  year = {2021},
  journal = {Journal of Physics: Conference Series},
  doi = {10.1088/1742-6596/1916/1/012006},
  url = {https://doi.org/10.1088/1742-6596/1916/1/012006}
}

RIS

TY  - JOUR
TI  - Design and analysis of 32 bit high speed carry select adder
AU  - P Sireesha
AU  - G Ramachandra Kumar
AU  - C P Bhargavi
AU  - A Sowjanya
AU  - P Manga Rao
PY  - 2021
JO  - Journal of Physics: Conference Series
DO  - 10.1088/1742-6596/1916/1/012006
UR  - https://doi.org/10.1088/1742-6596/1916/1/012006
ER  -

APA

Sireesha, P., Kumar, G. R., Bhargavi, C. P., Sowjanya, A., & Rao, P. M. (2021). Design and analysis of 32 bit high speed carry select adder. Journal of Physics: Conference Series. https://doi.org/10.1088/1742-6596/1916/1/012006

Source records

crossref · retrieved 2026-09-26T16:03:07.032Z