A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS

T.N. Andersen, A. Briskemyr, F. Telsto, J. Bjornsen, T.E. Bonnerud, B. Hernes, O. Moldsvor

Open source

DOI
10.1109/esscir.2004.1356664
Published
Not recorded
Container
Proceedings of the 30th European Solid-State Circuits Conference
Publisher
IEEE
Open access
unknown

Credibility signals

uncertain Score 58/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1109/esscir.2004.1356664,
  title = {A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS},
  author = {T.N. Andersen and A. Briskemyr and F. Telsto and J. Bjornsen and T.E. Bonnerud and B. Hernes and O. Moldsvor},
  journal = {Proceedings of the 30th European Solid-State Circuits Conference},
  doi = {10.1109/esscir.2004.1356664},
  url = {https://doi.org/10.1109/esscir.2004.1356664}
}

RIS

TY  - JOUR
TI  - A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS
AU  - T.N. Andersen
AU  - A. Briskemyr
AU  - F. Telsto
AU  - J. Bjornsen
AU  - T.E. Bonnerud
AU  - B. Hernes
AU  - O. Moldsvor
JO  - Proceedings of the 30th European Solid-State Circuits Conference
DO  - 10.1109/esscir.2004.1356664
UR  - https://doi.org/10.1109/esscir.2004.1356664
ER  - 

APA

Andersen, T., Briskemyr, A., Telsto, F., Bjornsen, J., Bonnerud, T., Hernes, B., & Moldsvor, O. (n.d.). A 97mW 110MS/s 12b pipeline ADC implemented in 0.18μm digital CMOS. Proceedings of the 30th European Solid-State Circuits Conference. https://doi.org/10.1109/esscir.2004.1356664

Source records