A high speed low power adder in dynamic logic base on transmission gate

Neeraj Jain, Puran Gour, Brahmi Shrman

Open source

DOI
10.1109/iccpct.2015.7159408
Published
2015-03
Container
2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]
Publisher
IEEE
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1109/iccpct.2015.7159408,
  title = {A high speed low power adder in dynamic logic base on transmission gate},
  author = {Neeraj Jain and Puran Gour and Brahmi Shrman},
  year = {2015},
  journal = {2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]},
  doi = {10.1109/iccpct.2015.7159408},
  url = {https://doi.org/10.1109/iccpct.2015.7159408}
}

RIS

TY  - JOUR
TI  - A high speed low power adder in dynamic logic base on transmission gate
AU  - Neeraj Jain
AU  - Puran Gour
AU  - Brahmi Shrman
PY  - 2015
JO  - 2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]
DO  - 10.1109/iccpct.2015.7159408
UR  - https://doi.org/10.1109/iccpct.2015.7159408
ER  - 

APA

Jain, N., Gour, P., & Shrman, B. (2015). A high speed low power adder in dynamic logic base on transmission gate. 2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]. https://doi.org/10.1109/iccpct.2015.7159408

Source records