A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT

Maher Jridi, Ayman Alfalou, Pramod Kumar Meher

Open source

DOI
10.1109/tcsi.2014.2360763
Published
2015-02
Container
IEEE Transactions on Circuits and Systems I: Regular Papers
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1109/tcsi.2014.2360763,
  title = {A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT},
  author = {Maher Jridi and Ayman Alfalou and Pramod Kumar Meher},
  year = {2015},
  journal = {IEEE Transactions on Circuits and Systems I: Regular Papers},
  doi = {10.1109/tcsi.2014.2360763},
  url = {https://doi.org/10.1109/tcsi.2014.2360763}
}

RIS

TY  - JOUR
TI  - A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT
AU  - Maher Jridi
AU  - Ayman Alfalou
AU  - Pramod Kumar Meher
PY  - 2015
JO  - IEEE Transactions on Circuits and Systems I: Regular Papers
DO  - 10.1109/tcsi.2014.2360763
UR  - https://doi.org/10.1109/tcsi.2014.2360763
ER  - 

APA

Jridi, M., Alfalou, A., & Meher, P. K. (2015). A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT. IEEE Transactions on Circuits and Systems I: Regular Papers. https://doi.org/10.1109/tcsi.2014.2360763

Source records