Lightweight Hardware Architectures for the Present Cipher in FPGA

Carlos Andres Lara-Nino, Arturo Diaz-Perez, Miguel Morales-Sandoval

Open source

DOI
10.1109/tcsi.2017.2686783
Published
2017-09
Container
IEEE Transactions on Circuits and Systems I: Regular Papers
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1109/tcsi.2017.2686783,
  title = {Lightweight Hardware Architectures for the Present Cipher in FPGA},
  author = {Carlos Andres Lara-Nino and Arturo Diaz-Perez and Miguel Morales-Sandoval},
  year = {2017},
  journal = {IEEE Transactions on Circuits and Systems I: Regular Papers},
  doi = {10.1109/tcsi.2017.2686783},
  url = {https://doi.org/10.1109/tcsi.2017.2686783}
}

RIS

TY  - JOUR
TI  - Lightweight Hardware Architectures for the Present Cipher in FPGA
AU  - Carlos Andres Lara-Nino
AU  - Arturo Diaz-Perez
AU  - Miguel Morales-Sandoval
PY  - 2017
JO  - IEEE Transactions on Circuits and Systems I: Regular Papers
DO  - 10.1109/tcsi.2017.2686783
UR  - https://doi.org/10.1109/tcsi.2017.2686783
ER  - 

APA

Lara-Nino, C. A., Diaz-Perez, A., & Morales-Sandoval, M. (2017). Lightweight Hardware Architectures for the Present Cipher in FPGA. IEEE Transactions on Circuits and Systems I: Regular Papers. https://doi.org/10.1109/tcsi.2017.2686783

Source records