Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.

Frasser CF, Linares-Serrano P, de Rios IDL, Moran A, Skibinsky-Gitlin ES, Font-Rossello J, Canals V, Roca M, Serrano-Gotarredona T, Rossello JL

Open source

DOI
10.1109/tnnls.2022.3166799
Published
2023 Dec
Container
IEEE transactions on neural networks and learning systems
Publisher
Not recorded
Open access
unknown

Credibility signals

limited evidence Score 43/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1109/tnnls.2022.3166799,
  title = {Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.},
  author = {Frasser CF and Linares-Serrano P and de Rios IDL and Moran A and Skibinsky-Gitlin ES and Font-Rossello J and Canals V and Roca M and Serrano-Gotarredona T and Rossello JL},
  year = {2023},
  journal = {IEEE transactions on neural networks and learning systems},
  doi = {10.1109/tnnls.2022.3166799},
  url = {https://doi.org/10.1109/tnnls.2022.3166799}
}

RIS

TY  - JOUR
TI  - Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.
AU  - Frasser CF
AU  - Linares-Serrano P
AU  - de Rios IDL
AU  - Moran A
AU  - Skibinsky-Gitlin ES
AU  - Font-Rossello J
AU  - Canals V
AU  - Roca M
AU  - Serrano-Gotarredona T
AU  - Rossello JL
PY  - 2023
JO  - IEEE transactions on neural networks and learning systems
DO  - 10.1109/tnnls.2022.3166799
UR  - https://doi.org/10.1109/tnnls.2022.3166799
ER  - 

APA

CF, F., P, L., IDL, D. R., A, M., ES, S., J, F., V, C., M, R., T, S., & JL, R. (2023). Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.. IEEE transactions on neural networks and learning systems. https://doi.org/10.1109/tnnls.2022.3166799

Source records