Efficient reconfigurable parallel switching for low-density parity-check encoding and decoding
- DOI
- 10.11591/ijai.v14.i1.pp260-269
- Published
- 2025-02-01
- Container
- IAES International Journal of Artificial Intelligence (IJ-AI)
- Publisher
- Institute of Advanced Engineering and Science
- Open access
- unknown
Credibility signals
uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.
Show all credibility signals
- supportingDOI registered: A matching record was returned by Crossref.
- supportingDOI resolves: A matching record was returned by Crossref.
- not scoredDirectory of Open Access Journals: No matching DOAJ record was present in this response. No allow-list match; this is not evidence of low credibility.
- not scoredMEDLINE indexed: Not checked or no result supplied; no credibility inference made.
- not scoredOpenAlex core source: Not checked or no result supplied; no credibility inference made.
- not scoredKnown publisher allow-list: Not checked or no result supplied; no credibility inference made.
- not scoredROR affiliation: Not checked or no result supplied; no credibility inference made.
- not scoredRetraction Watch retraction: No retraction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch expression of concern: No expression of concern notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch correction: No correction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredRetraction Watch reinstatement: No reinstatement notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete.
- not scoredOpen access status: Not checked or no result supplied; no credibility inference made.
- not scoredPublication license: Not checked or no result supplied; no credibility inference made.
- not scoredPublication version: A publication version was supplied but is not scored.
- supportingMetadata completeness: All 6 scored descriptive metadata groups are present.
Cite this work
BibTeX
@article{allodium:10.11591/ijai.v14.i1.pp260-269,
title = {Efficient reconfigurable parallel switching for low-density parity-check encoding and decoding},
author = {Divyashree Yamadur Venkatesh and Komala Mallikarjunaiah and Mallikarjunaswamy Srikantaswamy},
year = {2025},
journal = {IAES International Journal of Artificial Intelligence (IJ-AI)},
doi = {10.11591/ijai.v14.i1.pp260-269},
url = {https://doi.org/10.11591/ijai.v14.i1.pp260-269}
}RIS
TY - JOUR TI - Efficient reconfigurable parallel switching for low-density parity-check encoding and decoding AU - Divyashree Yamadur Venkatesh AU - Komala Mallikarjunaiah AU - Mallikarjunaswamy Srikantaswamy PY - 2025 JO - IAES International Journal of Artificial Intelligence (IJ-AI) DO - 10.11591/ijai.v14.i1.pp260-269 UR - https://doi.org/10.11591/ijai.v14.i1.pp260-269 ER -
APA
Venkatesh, D. Y., Mallikarjunaiah, K., & Srikantaswamy, M. (2025). Efficient reconfigurable parallel switching for low-density parity-check encoding and decoding. IAES International Journal of Artificial Intelligence (IJ-AI). https://doi.org/10.11591/ijai.v14.i1.pp260-269
Source records
- crossref · retrieved 2026-09-26T00:19:21.276Z