Design and simulation of a CNTFET based approximate full adder for low power nanoelectronic and image processing applications.

Karimi Forood AM, Narouei M, Basha SJ, Haq SU, Sharma T, Bansal D

Open source

DOI
10.1186/s11671-026-04814-0
Published
2026 Aug 10
Container
Discover nano
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1186/s11671-026-04814-0,
  title = {Design and simulation of a CNTFET based approximate full adder for low power nanoelectronic and image processing applications.},
  author = {Karimi Forood AM and Narouei M and Basha SJ and Haq SU and Sharma T and Bansal D},
  year = {2026},
  journal = {Discover nano},
  doi = {10.1186/s11671-026-04814-0},
  url = {https://doi.org/10.1186/s11671-026-04814-0}
}

RIS

TY  - JOUR
TI  - Design and simulation of a CNTFET based approximate full adder for low power nanoelectronic and image processing applications.
AU  - Karimi Forood AM
AU  - Narouei M
AU  - Basha SJ
AU  - Haq SU
AU  - Sharma T
AU  - Bansal D
PY  - 2026
JO  - Discover nano
DO  - 10.1186/s11671-026-04814-0
UR  - https://doi.org/10.1186/s11671-026-04814-0
ER  - 

APA

AM, K. F., M, N., SJ, B., SU, H., T, S., & D, B. (2026). Design and simulation of a CNTFET based approximate full adder for low power nanoelectronic and image processing applications.. Discover nano. https://doi.org/10.1186/s11671-026-04814-0

Source records