Capacitive in-memory vector-matrix multiplication computing with charge-trap memcapacitors.

Yu J, Hwang H, Kim H, Choi WY

Open source

DOI
10.1186/s40580-026-00575-9
Published
2026 Sep 10
Container
Nano convergence
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1186/s40580-026-00575-9,
  title = {Capacitive in-memory vector-matrix multiplication computing with charge-trap memcapacitors.},
  author = {Yu J and Hwang H and Kim H and Choi WY},
  year = {2026},
  journal = {Nano convergence},
  doi = {10.1186/s40580-026-00575-9},
  url = {https://doi.org/10.1186/s40580-026-00575-9}
}

RIS

TY  - JOUR
TI  - Capacitive in-memory vector-matrix multiplication computing with charge-trap memcapacitors.
AU  - Yu J
AU  - Hwang H
AU  - Kim H
AU  - Choi WY
PY  - 2026
JO  - Nano convergence
DO  - 10.1186/s40580-026-00575-9
UR  - https://doi.org/10.1186/s40580-026-00575-9
ER  - 

APA

J, Y., H, H., H, K., & WY, C. (2026). Capacitive in-memory vector-matrix multiplication computing with charge-trap memcapacitors.. Nano convergence. https://doi.org/10.1186/s40580-026-00575-9

Source records