Reducing the WCET and analysis time of systems with simple lockable instruction caches.

Pedro-Zapater A, Segarra J, Gran Tejero R, Viñals V, Rodríguez C

Open source

DOI
10.1371/journal.pone.0229980
Published
2020
Container
PloS one
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1371/journal.pone.0229980,
  title = {Reducing the WCET and analysis time of systems with simple lockable instruction caches.},
  author = {Pedro-Zapater A and Segarra J and Gran Tejero R and Viñals V and Rodríguez C},
  year = {2020},
  journal = {PloS one},
  doi = {10.1371/journal.pone.0229980},
  url = {https://doi.org/10.1371/journal.pone.0229980}
}

RIS

TY  - JOUR
TI  - Reducing the WCET and analysis time of systems with simple lockable instruction caches.
AU  - Pedro-Zapater A
AU  - Segarra J
AU  - Gran Tejero R
AU  - Viñals V
AU  - Rodríguez C
PY  - 2020
JO  - PloS one
DO  - 10.1371/journal.pone.0229980
UR  - https://doi.org/10.1371/journal.pone.0229980
ER  - 

APA

A, P., J, S., R, G. T., V, V., & C, R. (2020). Reducing the WCET and analysis time of systems with simple lockable instruction caches.. PloS one. https://doi.org/10.1371/journal.pone.0229980

Source records