Pipelined and conflict-free number theoretic transform accelerator for CRYSTALS-Kyber on FPGA

Ayesha Waris, Arshad Aziz, Bilal Muhammad Khan

Open source

DOI
10.1371/journal.pone.0333301
Published
2025-11-11
Container
PLOS One
Publisher
Public Library of Science (PLoS)
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.1371/journal.pone.0333301,
  title = {Pipelined and conflict-free number theoretic transform accelerator for CRYSTALS-Kyber on FPGA},
  author = {Ayesha Waris and Arshad Aziz and Bilal Muhammad Khan},
  year = {2025},
  journal = {PLOS One},
  doi = {10.1371/journal.pone.0333301},
  url = {https://doi.org/10.1371/journal.pone.0333301}
}

RIS

TY  - JOUR
TI  - Pipelined and conflict-free number theoretic transform accelerator for CRYSTALS-Kyber on FPGA
AU  - Ayesha Waris
AU  - Arshad Aziz
AU  - Bilal Muhammad Khan
PY  - 2025
JO  - PLOS One
DO  - 10.1371/journal.pone.0333301
UR  - https://doi.org/10.1371/journal.pone.0333301
ER  - 

APA

Waris, A., Aziz, A., & Khan, B. M. (2025). Pipelined and conflict-free number theoretic transform accelerator for CRYSTALS-Kyber on FPGA. PLOS One. https://doi.org/10.1371/journal.pone.0333301

Source records