Stacked Nanowire FET for CMOS Technology Scaling

Kodali D, Pant D, Udutha SC, Therese B, kanthale O.

Open source

DOI
10.21203/rs.3.rs-5414655/v1
Published
2024-11-26
Container
Not recorded
Publisher
Not recorded
Open access
no

Credibility signals

limited evidence Score 39/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.21203/rs.3.rs-5414655/v1,
  title = {Stacked Nanowire FET for CMOS Technology Scaling},
  author = {Kodali D and  Pant D and  Udutha SC and  Therese B and  kanthale O.},
  year = {2024},
  doi = {10.21203/rs.3.rs-5414655/v1},
  url = {https://doi.org/10.21203/rs.3.rs-5414655/v1}
}

RIS

TY  - JOUR
TI  - Stacked Nanowire FET for CMOS Technology Scaling
AU  - Kodali D
AU  -  Pant D
AU  -  Udutha SC
AU  -  Therese B
AU  -  kanthale O.
PY  - 2024
DO  - 10.21203/rs.3.rs-5414655/v1
UR  - https://doi.org/10.21203/rs.3.rs-5414655/v1
ER  - 

APA

D, K., D, P., SC, U., B, T., & O., K. (2024). Stacked Nanowire FET for CMOS Technology Scaling. https://doi.org/10.21203/rs.3.rs-5414655/v1

Source records