Modular Verification for Network-On-Chip Designs Using Probabilistic Verification and Assume-Guarantee Reasoning

Waddoups, Nicholas

Open source

DOI
10.26076/c04e-54f4
Published
2026
Container
Not recorded
Publisher
Utah State University
Open access
yes

Credibility signals

limited evidence Score 47/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.26076/c04e-54f4,
  title = {Modular Verification for Network-On-Chip Designs Using Probabilistic Verification and Assume-Guarantee Reasoning},
  author = {Waddoups, Nicholas},
  year = {2026},
  doi = {10.26076/c04e-54f4},
  url = {https://doi.org/10.26076/c04e-54f4}
}

RIS

TY  - JOUR
TI  - Modular Verification for Network-On-Chip Designs Using Probabilistic Verification and Assume-Guarantee Reasoning
AU  - Waddoups, Nicholas
PY  - 2026
DO  - 10.26076/c04e-54f4
UR  - https://doi.org/10.26076/c04e-54f4
ER  - 

APA

Nicholas, W. (2026). Modular Verification for Network-On-Chip Designs Using Probabilistic Verification and Assume-Guarantee Reasoning. https://doi.org/10.26076/c04e-54f4

Source records