Design and Performance Analysis of Double-Gate TFETs Using High-k Dielectrics and Silicon Thickness Scaling for Low-Power Applications

Pallabi Pahari, Sushanta Kumar Mohapatra, Jitendra Kumar Das, Om Prakash Acharya

Open source

DOI
10.3390/engproc2026124038
Published
02
Container
Engineering Proceedings
Publisher
Not recorded
Open access
yes

Credibility signals

uncertain Score 53/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.3390/engproc2026124038,
  title = {Design and Performance Analysis of Double-Gate TFETs Using High-k Dielectrics and Silicon Thickness Scaling for Low-Power Applications},
  author = {Pallabi Pahari and Sushanta Kumar Mohapatra and Jitendra Kumar Das and Om Prakash Acharya},
  year = {2026},
  journal = {Engineering Proceedings},
  doi = {10.3390/engproc2026124038},
  url = {https://doi.org/10.3390/engproc2026124038}
}

RIS

TY  - JOUR
TI  - Design and Performance Analysis of Double-Gate TFETs Using High-k Dielectrics and Silicon Thickness Scaling for Low-Power Applications
AU  - Pallabi Pahari
AU  - Sushanta Kumar Mohapatra
AU  - Jitendra Kumar Das
AU  - Om Prakash Acharya
PY  - 2026
JO  - Engineering Proceedings
DO  - 10.3390/engproc2026124038
UR  - https://doi.org/10.3390/engproc2026124038
ER  - 

APA

Pahari, P., Mohapatra, S. K., Das, J. K., & Acharya, O. P. (2026). Design and Performance Analysis of Double-Gate TFETs Using High-k Dielectrics and Silicon Thickness Scaling for Low-Power Applications. Engineering Proceedings. https://doi.org/10.3390/engproc2026124038

Source records