Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests.

Lee CC

Open source

DOI
10.3390/ma10101220
Published
2017 Oct 24
Container
Materials (Basel, Switzerland)
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.3390/ma10101220,
  title = {Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests.},
  author = {Lee CC},
  year = {2017},
  journal = {Materials (Basel, Switzerland)},
  doi = {10.3390/ma10101220},
  url = {https://doi.org/10.3390/ma10101220}
}

RIS

TY  - JOUR
TI  - Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests.
AU  - Lee CC
PY  - 2017
JO  - Materials (Basel, Switzerland)
DO  - 10.3390/ma10101220
UR  - https://doi.org/10.3390/ma10101220
ER  - 

APA

CC, L. (2017). Effect of Wafer Level Underfill on the Microbump Reliability of Ultrathin-Chip Stacking Type 3D-IC Assembly during Thermal Cycling Tests.. Materials (Basel, Switzerland). https://doi.org/10.3390/ma10101220

Source records