PLL Phase Noise & Jitter Modeling, for High Speed Serial Links

Klodjan Bidaj

Open source

DOI
10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0
Published
2016-11-30
Container
Not recorded
Publisher
Not recorded
Open access
yes

Credibility signals

limited evidence Score 45/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0,
  title = {PLL Phase Noise \& Jitter Modeling, for High Speed Serial Links},
  author = {Klodjan Bidaj},
  year = {2016},
  doi = {10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0},
  url = {https://doi.org/10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0}
}

RIS

TY  - JOUR
TI  - PLL Phase Noise & Jitter Modeling, for High Speed Serial Links
AU  - Klodjan Bidaj
PY  - 2016
DO  - 10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0
UR  - https://doi.org/10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0
ER  - 

APA

Bidaj, K. (2016). PLL Phase Noise & Jitter Modeling, for High Speed Serial Links. https://doi.org/10.70675/a2c86d9bzc73bz404dza448z4410475c5fe0

Source records