Strained Silicon Layer in CMOS Technology

Tatjana Pešić-Brđanin, Branko L. Dokić

Open source

DOI
10.7251/els1418063p
Published
2014-12-31
Container
Electronics ETF
Publisher
Faculty of Electrical Engineering, University of Banja Luka
Open access
unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

Cite this work

BibTeX

@article{allodium:10.7251/els1418063p,
  title = {Strained Silicon Layer in CMOS Technology},
  author = {Tatjana Pešić-Brđanin and Branko L. Dokić},
  year = {2014},
  journal = {Electronics ETF},
  doi = {10.7251/els1418063p},
  url = {https://doi.org/10.7251/els1418063p}
}

RIS

TY  - JOUR
TI  - Strained Silicon Layer in CMOS Technology
AU  - Tatjana Pešić-Brđanin
AU  - Branko L. Dokić
PY  - 2014
JO  - Electronics ETF
DO  - 10.7251/els1418063p
UR  - https://doi.org/10.7251/els1418063p
ER  - 

APA

Pešić-Brđanin, T., & Dokić, B. L. (2014). Strained Silicon Layer in CMOS Technology. Electronics ETF. https://doi.org/10.7251/els1418063p

Source records