Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements

Dhanabalan ., Tamil Selvi

Open source

DOI: 10.9734/bpi/nper/v7/1763b
Published: 2022-02-14
Container: Novel Perspectives of Engineering Research Vol. 7
Publisher: Book Publisher International (a part of SCIENCEDOMAIN International)
Open access: unknown

Credibility signals

uncertain Score 64/100 under policy 1.0.0. This is a metadata assessment, not a judgment of the paper's conclusions.

Show all credibility signals

supportingDOI registered: A matching record was returned by Crossref. Source: Crossref; license: CC0 metadata
supportingDOI resolves: A matching record was returned by Crossref. Source: Crossref; license: CC0 metadata
not scoredDirectory of Open Access Journals: No matching DOAJ record was present in this response. No allow-list match; this is not evidence of low credibility. Source: DOAJ; license: CC0
not scoredMEDLINE indexed: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredOpenAlex core source: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredKnown publisher allow-list: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredROR affiliation: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredRetraction Watch retraction: No retraction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch expression of concern: No expression of concern notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch correction: No correction notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredRetraction Watch reinstatement: No reinstatement notice matched this DOI in the deployed snapshot. No matching event found; coverage may be incomplete. Source: Retraction Watch; license: CC BY 4.0
not scoredOpen access status: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredPublication license: Not checked or no result supplied; no credibility inference made. Source: No authority result supplied; license: Unknown
not scoredPublication version: A publication version was supplied but is not scored. Source: Normalized work metadata; license: Caller-provided; provenance license not supplied to scorer
supportingMetadata completeness: All 6 scored descriptive metadata groups are present. Source: Normalized work metadata; license: Caller-provided; provenance license not supplied to scorer

Cite this work

BibTeX

@article{allodium:10.9734/bpi/nper/v7/1763b,
  title = {Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements},
  author = {Dhanabalan . and Tamil Selvi},
  year = {2022},
  journal = {Novel Perspectives of Engineering Research Vol. 7},
  doi = {10.9734/bpi/nper/v7/1763b},
  url = {https://doi.org/10.9734/bpi/nper/v7/1763b}
}

RIS

TY  - JOUR
TI  - Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements
AU  - Dhanabalan .
AU  - Tamil Selvi
PY  - 2022
JO  - Novel Perspectives of Engineering Research Vol. 7
DO  - 10.9734/bpi/nper/v7/1763b
UR  - https://doi.org/10.9734/bpi/nper/v7/1763b
ER  -

APA

., D., & Selvi, T. (2022). Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements. Novel Perspectives of Engineering Research Vol. 7. https://doi.org/10.9734/bpi/nper/v7/1763b

Source records

crossref · retrieved 2026-09-25T19:49:13.428Z