A 2-5GHz low jitter 0.13 µm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter [frequency synthesizer application]
Type
Retraction
Notice date
11/22/2004 0:00
Journal
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference
Publisher
IEEE: Institute of Electrical and Electronics Engineers